Introduction
Two different approaches to measure the pulse width and count the single event transients are designed. Both these approaches are based on a design containing two blocks: a. SET target combinational logic block b. SET analyzer block Approach 1: Design based on the trigger capture: This test structure captures the SET pulse generated from the target block. The capture block composes of a series of inverterlatch combination. Each unit delay is~40ps and the trigger is generated after 40 th stage. This structure is more suitable for characterization of SET testing with a laser beam. This approach can be sensitive to SEU because of large number of latches and a flip-flop. Approach 2: Design based on the temporal filtering: It consists of a target circuit and an analyzer circuit. The analyzer circuits is composed of a series of pulse filter flip-flops. The pulse filter is based on delay elements with different delay values.
Shift Register Based Test Structures
a. TMR with out correction (Fig. 1a ) b. TMR with correction ( Fig. 1b) c. TMR with clock delay (Fig. 1c) 
Triple Modular Redundancy Versions
Commercial industry standard tool is used for power integrity analysis. Static and Dynamic IR drop with VCD are carried out on the chip to make sure that the supply voltage is with in the acceptable range across the entire chip ( 
Power Integrity Analysis
The RD53SEU chip is a mini @SIC designed in 65nm process which is submitted for fabrication in Aug, 2018. The board design and test setup is underway.
Fabrication
Several shift register based test structures (Fig. 2) were designed on this chip with an objective to quantify the soft error rates on each of the TMR version. 1. Delay1, Delay2 = 0.25ns, 0.50ns 2. Delay1, Delay2 = 0.5ns, 1ns 3. Delay1, Delay2 = 1ns, 2ns
Single Event Transient (SET) Measurement This work has been performed in the framework of CERN RD53 collaboration. 
